Intel® Performance Counter Monitor (Intel® PCM)
-
Updated
May 28, 2024 - C++
Intel® Performance Counter Monitor (Intel® PCM)
GPGPU microprocessor architecture
A graphical processor simulator and assembly editor for the RISC-V ISA
Sunflower Full-System Hardware Emulator and Physical System Simulator for Sensor-Driven Systems. Built-in architecture modeling of Hitachi SH (j-core), RISC-V, and more.
SST Architectural Simulation Components and Libraries
💻 An assembler for custom, user-defined instruction sets! https://hlorenzi.github.io/customasm/web/
RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-V hardware.
WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
CS 552 term project : functional design of a microprocessor called the WISC-SP13
A multi-cycle RISC CPU (processor) like MIPS-CPU architecture in VHDL ( a hardware-side implementation )
This repository contains the basic files for the class project of the course "Architecture of Digital Systems I"
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
Super scalar Processor design
A Three Stage Pipeline 16-bit processor implemented in Verilog
Python simulator of Tomasulo algorithm
CSC403: Computer Organization and Architecture [COA] & CSL403: Processor Architecture Lab [PAL] <Semester IV>
Domain Specific Hardware Accelerators - VLSI CAD Project
8-bit CPU in Verilog
Add a description, image, and links to the processor-architecture topic page so that developers can more easily learn about it.
To associate your repository with the processor-architecture topic, visit your repo's landing page and select "manage topics."